We are looking for: • analog layouters with at least 5 years' experience • Experience with GF40nm node • Experience with PVS – LVS, DRC, Antenna & MRC • Experience with delivering IP top-level for chip-level integration and doing all the necessary reviews & sign-offs • Experience with coordinating the work of other layouters on sub-IP level would be a benefit.