IN.JobDiagnosis logo

Job Title:

Verification Lead

Company: LeadSoc Technologies Pvt Ltd

Location: Bangalore, Karnataka

Created: 2025-12-24

Job Type: Full Time

Job Description:

Job Description — Design Verification Engineer -Senior LevelJob Title: Lead Design Verification EngineerLocation: BangaloreExperience: 8 – 15 yearsEmployment Type: Full-timeDepartment: Digital SoC / IP VerificationPosition OverviewWe are seeking highly motivated and experienced Design Verification Engineers with strong hands-on experience in SoC-level, Subsystem, and IP-level verification. The ideal candidate should have deep expertise in testbench architecture, UVM-based verification, and debugging complex test environments, along with proven skills in assertions, functional coverage closure, and regression management.Key ResponsibilitiesVerification Architecture & PlanningDevelop and execute verification plans based on design and micro-architecture specifications.Define and implement testbench architecture and verification strategy for IP, subsystem, and SoC-level environments.Participate in verification reviews (test plans, coverage goals, sign-off criteria).Testbench & Environment DevelopmentBuild UVM-based reusable verification environments from scratch.Develop and integrate testbench components (drivers, monitors, agents, scoreboards, reference models).Ensure scalability and configurability of the verification environment for multi-IP and SoC usage.Test Case Development & DebugWrite directed, random, and constrained-random test cases in System Verilog/UVM.Debug simulation failures, identify design or testbench issues, and collaborate with RTL teams for resolution.Maintain regression infrastructure and triage failures to ensure daily stability.Assertions, Coverage & Sign-offDDR, DDR-PHY is a plusDevelop and integrate System Verilog Assertions (SVA) for functional and protocol checks.Define functional coverage models and drive coverage improvement and closure.Participate in coverage reviews and ensure verification completeness before RTL sign-off.SoC-Level & Subsystem VerificationDrive integration-level verification, including interconnects, memory subsystem, and interface validation.Please share your profiles to jhansi.bv@ for further discussion.

Apply Now

➤
Home | Contact Us | Privacy Policy | Terms & Conditions | Unsubscribe | Popular Job Searches
Use of our Website constitutes acceptance of our Terms & Conditions and Privacy Policies.
Copyright © 2005 to 2026 [VHMnetwork LLC] All rights reserved. Design, Develop and Maintained by NextGen TechEdge Solutions Pvt. Ltd.